

# TG7600B Datasheet

V1.1

## Table of Contents

Table of Contents .....	1
1. Overview .....	2
2. Pinout.....	5
3. Package Information.....	7
4. Recommended Operation Conditions .....	8
5. PMU .....	9
6. Clock .....	13
7. Communication Subsystem.....	14
8. GPADC .....	18
9. Glossary and Abbreviations.....	20
10. Declaration of No Harmful Substances .....	21
Version History .....	22

## 1. Overview

### 1.1. Description

The TG7600B is a power-optimized true system-on-chip (SOC) solution for both Bluetooth low energy and proprietary 2.4GHz applications. It integrates a high performance and low power RF transceiver with Bluetooth base band and rich peripheral IO extension. TG7600B also integrates power management unit (PMU) to provide high-efficient power management. It targets 2.4GHz Bluetooth low energy systems, proprietary 2.4GHz systems, Human-Interface Devices (keyboard, mouse, and remote control), sports and leisure equipment, mobile phone accessories and consumer electronics.

TG7600B on-chip Bluetooth system compatible with version 5.4.

The chip integrates up to 64MHz high-performance MCU, DMA, GPIO, SPI, UART, Timer, Watchdog, supports 32MHz external crystal, integrates multi-purpose max 12-bit ADC.

The TG7600B integrates on chip 80K SRAM, 256-bit EFUSE and supports user defined IDE system on chip SFLASH MCU development and JTAG software upgrade, sip 1MB Flash.




Figure 1.1 Block Diagram

## 1.2. Features

- RF transceiver
  - -96dBm sensitivity @ 1Mbps GFSK
  - -93dBm sensitivity @ 2Mbps GFSK
  - TX Power -30 to +8dBm
  - AGC (Auto Gain Control)
  - RSSI (1dB Resolution)
- CPU and debug interface
  - ARM® Cortex™-M4, max 64MHz
  - SWD interface
- Memory
  - EFUSE: 256-bit
  - SRAM: 80KB
  - Serial Flash: 1MB
  - I-Cache RAM: 8KB
- Clocks
  - 32MHz & 32.768kHz crystal oscillators
  - 32MHz & 32.768kHz RC oscillators
- Link Controller
  - BT 5.4 LE PHY, link controller
  - Proprietary 2.4-GHz link controller
- Power Management
  - Single power supply voltage: 1.71V ~ 3.6V
  - 7.8mA peak current in RX
  - 9.9mA peak current in TX (0dBm)
  - 1.2uA in sleep mode (with 16K RAM retention, 32KHz RC)
- Software
  - Compatible with Bluetooth 5.4
  - Supported data rates: 1Mbps, 2Mbps (BLE)
  - Multiple configurable air data rate from 25Kbps to 2Mbps (2.4G)
  - Supports mesh network
  - Sample applications and profiles
  - Supports OTA
- Peripherals
  - Up to 26 General Purpose I/O pins
  - 8 x DMA
  - 2 x UART
  - 1 x I2C interface (master only)
  - 2 x SPI interface
  - 1 x 16-bit Timer/Counter with 4 Compare/Capture/PWM channels
  - 2 x 16-bit Timer/Counter with 4 Compare/PWM channels (These two timers can combine to one 32-bit PWM timer)
  - 1 x 32-bit Real Time Counter with 3 Compare channels

- 1 x 16-bit Low Energy Timer with 2 Compare/PWM channels
- 1 x Watchdog Timer
- 8 channels single-end 12-bit GPADC, up to 333.3ksps (precision and sample rate can be configured)
- Security
  - AES HW encryption
    - Support AES-256/AES-128 key
  - HW Random Number Generator
- Package and Work Environment
  - TG7600B:
    - QFN32 4x4mm
    - -40 °C ~ +85 °C

## 2. Pinout

### 2.1. Pin Diagram

The TG7600B is a 4mmx4mm QFN32 package. The chip pin definition is as below:




Figure 2.1 TG7600B chip pin definition

**Note:** The TG7600B has a pin in each corner (bottom view). Those pins are connected to the chip's EPAD (Pin33) internally.

### 2.2. Pin Description

Name	Pin	Type	Description	Note
GPIO08/ADC04	1	Digital/Analog	Digital GPIO/GPADC	Note 1
GPIO03/ADC02	2	Digital/Analog	Digital GPIO/GPADC	Note 1
GPIO02/ADC01	3	Digital/Analog	Digital GPIO/GPADC	Note 1
XTAL32M_N	4	Analog	32M crystal oscillator N input	
XTAL32M_P	5	Analog	32M crystal oscillator P input	
GPIO13/Reset	6	Digital	Digital GPIO/Reset	Note 1/ (**)
GPIO25/	7	Digital/Analog	Digital GPIO/	Note 1

XTAL32K_P			32.768K crystal oscillator P input	
GPIO24/ XTAL32K_N	8	Digital/Analog	Digital GPIO/ 32.768K crystal oscillator N input	Note 1
RF	9	Analog	RF input/output	
GPIO22	10	Digital	Digital GPIO	Note 1
GPIO21	11	Digital	Digital GPIO	Note 1
GPIO06/UART_RX	12	Digital	Digital GPIO/UART_RX	Note 1
GPIO05/UART_TX	13	Digital	Digital GPIO/UART_TX	Note 1
GPIO04/BOOT	14	Digital	Digital GPIO/BOOT	Note 1
GPIO01/SWDIO	15	Digital	Digital GPIO/SWDIO	Note 1
GPIO00/SWCLK	16	Digital	Digital GPIO/SWCLK	Note 1
GPIO20	17	Digital	Digital GPIO	Note 1
GPIO19	18	Digital	Digital GPIO	Note 1
GPIO18	19	Digital	Digital GPIO	Note 1
GPIO10	20	Digital	Digital GPIO	Note 1
GPIO09	21	Digital	Digital GPIO	Note 1
GPIO17	22	Digital	Digital GPIO	Note 1
GPIO16	23	Digital	Digital GPIO	Note 1
VCC	24	Power	Power supply	
GPIO23	25	Digital	Digital GPIO	
VDD1P2	26	Power	Internal LDO generated power supply	
DVDD	27	Power	Internal LDO generated power supply for digital core	
GPIO15/ADC08	28	Digital/Analog	Digital GPIO/GPADC	Note 1
GPIO14/ADC07	29	Digital/Analog	Digital GPIO/GPADC	Note 1
GPIO12/ADC06	30	Digital/Analog	Digital GPIO/GPADC	Note 1
GPIO11/ADC05	31	Digital/Analog	Digital GPIO/GPADC	Note 1
GPIO07/ADC03	32	Digital/Analog	Digital GPIO/GPADC	Note 1

**Table 2.1 TG7600B pin definition**

**Note 1:** Refer to the pinmux diagram for the mapping between digital peripherals and GPIO.

(\*\*): To ensure the Reset function, the pull-down time of RSTB pin should be greater than 40us.

### 3. Package Information

The TG7600B has the QFN32 package, the information is as below:




Figure 3.1 TG7600B QFN32 package

SYMBOL	MILLMETER		
	MIN	NOM	MAX
A	0.80	0.85	0.90
A1	0	0.02	0.05
b	0.15	0.20	0.25
c	0.18	0.20	0.25
D	3.90	4.00	4.10
D2	2.65	2.70	2.75
e	0.40BSC		
Nd	2.80BSC		
K	0.25Ref		
E	3.90	4.00	4.10
E2	2.65	2.70	2.75
Ne	2.80BSC		
L	0.35	0.40	0.45
h	0.40	0.45	0.50
R	0.08	0.10	0.15
aaa	0.10		
bbb	0.10		
ccc	0.05		

Table 3.1 TG7600B QFN32 package

**Note:**The above dimensions are the design values of the factory's process capability, excluding the raw edge dimensions.



## 4. Recommended Operation Conditions

### 4.1. Absolute Maximum Ratings

Parameter	Min	Typ	Max	Unit
Supply voltage (VCC)	-0.3	-	3.9	V
Maximum Junction Temperature	-40	-	125	°C
Storage Temperature	-40	-	125	°C

Table 4.1 Absolute Maximum Ratings

### 4.2. Normal Operating Conditions

Rating	Min	Typ	Max	Unit
TG7600B Operation Temperature	-40	-	85	°C
TG7600B-Q40E0 Operation Temperature	-40	-	105	°C
Digital Core supply voltage	0.9	1.0	1.1	V
Supply voltage (VCC)	1.71	3.3	3.6	V
I/O voltage	VCC	VCC	VCC	V

Table 4.2 Normal Operating Conditions

### 4.3. ESD Characteristic

Parameter	Condition	Min	Typ	Max	Unit
Human Body Mode (HBM)	Test method: ESDA/JEDEC JS-001-2017	-	4000	-	V
Machine Mode (MM)	All pins, test method: JESD22 -A115C	-	200	-	V
Charge Device Mode (CDM)	All pins, test method: ESDA/JEDEC JS-002-2018	-	1000	-	V

Table 4.3 ESD Characteristic

## 5. PMU

### 5.1. Power Management




Figure 5.1 LDO Mode

The main supply voltage is connected to the VCC pins. The system contains one main supply regulator stage.

#### 5.1.1. Digital LDO Regulator

DVDD can be regulated from digital main LDO or retention LDO. Digital main LDO is powered from main voltage regulator, and retention LDO is powered from VCC pin. In normal mode, DVDD is regulated from digital main LDO. In retention mode, digital main LDO is powered off, and DVDD is regulated from low power retention LDO.

#### 5.1.2. GPIO Levels

The GPIO high reference voltage is equal to the level on the VCC pin.

#### 5.1.3. Flash Power Supply

The internal Flash is powered from VCC pin, which can be powered off by power switch.

#### 5.1.4. Power Supply Monitor

The power supply monitor enables monitoring of the connected power supply.

The power supply monitor provides the following functionality:

- Power-on reset: signals the circuit when a supply is connected
- Brownout reset detector: holds the system in reset when the voltage is too low for safe operation
- Optional power-fail comparator: signals the application when the supply voltages drop below a configured threshold

Using the power-fail comparator is optional. When enabled, it can provide an early warning to the CPU of an impending power supply failure. When the supply voltage falls below the defined threshold, the power-fail comparator generates an event that can be used by an application to prepare for power failure. This event is also generated when the supply

voltage is already below the threshold at the time the power-fail comparator is enabled, or if the threshold is reconfigured to a level above the supply voltage. The comparator features a hysteresis of VHYST.

To save power, the power-fail comparator is not active in retention mode.

### 5.1.5. Power Mode

The Power Management Unit (PMU) manages transitions of power modes in the device. Each power mode defines which peripherals and features are available and the amount of current the device consumes. The PMU can also be used to implement voltage scaling and turn off the power to unused RAM blocks to optimize the power consumption.

#### 5.1.5.1. Normal Mode

Normal mode is the default state after power-on reset. In normal mode, all functional blocks such as the CPU or peripherals can be in IDLE or RUN mode, depending on the configuration set by the software and the state of the application executing.

The system can switch the appropriate internal power sources on and off, depending on the amount of power needed at any given time. The power requirement of a peripheral is directly related to its activity level, and the activity level of a peripheral fluctuates when specific tasks are triggered or events are generated.

#### 5.1.5.2. Retention Mode

Retention mode is the deep power saving mode the system can enter. In this mode, the system's core functionality is powered down and all ongoing tasks are terminated.

When in retention mode, the device can be woken up through one of the following signals:

- GPIO
- RTC
- BLE
- PMU Timer
- LPTimer

The system is reset when it wakes up from retention mode.

One or more RAM sections can be retained in retention mode.

## 5.2. Digital LDO

Digital LDO regulates the supply power to all the Digital Logic and Memory blocks.

Parameter	Symbol	Min	Typ	Max	Unit
Input Voltage	$V_{IN}$		1.25		V
Output Voltage	$V_{OUT}$	0.9	1.0	1.1	V
External Load Capacitor	$C_{LOAD}$		1.0		$\mu F$

Table 5.1 Digital Core LDO Specifications

### 5.3. POR

Power-on Reset (POR) circuit holds the system at reset while the supply reaches the required voltage level.

Parameter	Symbol	Min	Typ	Max	Unit	Comment
Power-On Release Voltage	V <sub>POR,ON</sub>		1.5		V	
Power-On Reset Voltage	V <sub>POR,OFF</sub>		1.45		V	

Table 5.2 POR Specifications

### 5.4. Power Fail Comparator/BOR

Parameter	Symbol	Min	Typ	Max	Unit	Comment
Power Warning Threshold	V <sub>POF</sub>	1.8		2.5	V	
Threshold Voltage Step	V <sub>STEP</sub>		0.1		V	
Threshold Voltage Tolerance	V <sub>POFTOL</sub>	-5		5	%	
Threshold Voltage Hysteresis	V <sub>POFHYS</sub>	40	50	60	mV	
Brownout Release Voltage	V <sub>BOR, ON</sub>	1.58	1.65	1.72	V	
Brownout Reset voltage	V <sub>BOR, OFF</sub>	1.56	1.63	1.70	V	

Table 5.3 Power Fail Comparator Specifications

### 5.5. Current Consumption

A set of current consumption scenarios are provided to show the typical current drawn from VCC supply. The default VCC voltage is 3.3V. Each scenario specifies a set of operations and conditions applying to the given scenario.

#### 5.5.1.Sleep

Symbol	Description	Min	Typ	Max	Unit
I <sub>SLEEP_RAMOFF_GPIO</sub>	No RAM retention, wake on by GPIO		0.8		uA
I <sub>SLEEP_RAMOFF_RTC</sub>	No RAM retention, wake on by RC		1.0		uA
I <sub>SLEEP_RAMON_GPIO</sub>	16K RAM retention, wake on by GPIO		1.0		uA
I <sub>SLEEP_RAMON_RTC</sub>	16K RAM retention, wake on by RC		1.2		uA

Table 5.4 Sleep Current Characteristic

#### 5.5.2.CPU Running

Symbol	Description	Min	Typ	Max	Unit
I <sub>CPU0_64M</sub>	CPU read/write RAM@64MHz		1.92		mA
I <sub>CPU1_64M</sub>	CPU while(1)@64MHz		2.17		mA
I <sub>CPU0_32M</sub>	CPU read/write RAM@32MHz		1.17		mA
I <sub>CPU1_32M</sub>	CPU while(1)@32MHz		1.25		mA

Table 5.5 CPU Running Current Characteristic

#### 5.5.3.Radio Transmitting/Receiving

Symbol	Description	Min	Typ	Max	Unit
--------	-------------	-----	-----	-----	------

I <sub>RADIO_TX0</sub>	Radio transmitting@4dbm output power, 1Mbps				mA
I <sub>RADIO_TX1</sub>	Radio transmitting@0dbm output power, 1Mbps		9.9		mA
I <sub>RADIO_RX0</sub>	Radio receiving, 1Mbps		7.8		mA

**Table 5.6 Radio Transmitting/Receiving Current Characteristic**

## 6. Clock

### 6.1. Introduction

The system clocks can be supplied from various internal or external high and low frequencies oscillators.

### 6.2. Main Features

- 32MHz crystal oscillator, using external 32 MHz crystal
- 32MHz RC oscillator
- 64MHz oscillator synthesized from 32MHz crystal oscillator or 32MHz RC oscillator
- 32.768 kHz crystal oscillator, using external 32.768 kHz crystal
- 32.768 kHz RC oscillator

### 6.3. Electrical Specification

Parameter	Symbol	Min	Typ	Max	Unit
32MHz crystal oscillator					
External crystal frequency	$f_{XTAL}$		32		MHz
Load capacitance	$C_L$			12	pF
Shunt capacitance	$C_0$			5	pF
Equivalent series resistance	$R_S$			80	$\Omega$
32.768KHz crystal oscillator					
External crystal frequency	$f_{XTAL}$		32.768		kHz
Load capacitance	$C_L$			12	pF
Shunt capacitance	$C_0$			2	pF
Equivalent series resistance	$R_S$			80	k $\Omega$
32.768KHz RC oscillator					
Nominal frequency	$f_{NOM}$		32.768		kHz
Frequency tolerance	$f_{TOL}$			$\pm 500$	ppm

**Table 6.1 Clock Characteristic**

## 7. Communication Subsystem

### 7.1. Supported Features

TG7600B on-chip Bluetooth system compatible with Bluetooth standard.

### 7.2. Radio Transceiver

The Radio Transceiver implements the RF part of the Bluetooth Low Energy protocol. Together with the Bluetooth PHY layer, this provides a reliable wireless communication. All RF blocks are supplied by on-chip low-drop out-regulators (LDO's). The Bluetooth LE radio comprises the Receiver, Transmitter, Synthesizer, RX/TX combiner block, and Biasing LDO's.




Figure 7.1 RF Block Diagram

#### 7.2.1. Bluetooth Radio Receiver

The TG7600B receiver is a low IF down conversion architecture. The RF signal passes first through an integrated transformer, which is shared between receiver and transmitter. The transformer drives a differential variable-gain LNA, which amplifies the signal before it passes through a low-IF down conversion mixer stage. Following the mixer is a third-order complex BPF, which performs channel selection and image rejection. The IF signal is then digitized by two SAR ADCs before further signal processing in the digital domain.

#### 7.2.2. Bluetooth Radio Transmitter

The TG7600B transmitter is a direct modulating architecture. The digital base-band signals directly modulate VCO and divider of PLL, which is called two-point modulation. After a 3-stage class-D power amplifier, the radio signal is output through antenna.

### 7.2.3. Frequency Synthesizer

The TG7600B Frequency synthesizer is fully integrated sigma-delta fractional-N PLL to lock the VCO to a reference crystal oscillator. The synthesizer uses several integrated linear regulators for better isolation to the blocks respectively.

## 7.3. Bluetooth Baseband Unit

The BLE (Bluetooth Low Energy) core is a qualified Bluetooth baseband controller compatible with Bluetooth Smart specification and it includes packet encoding/ decoding and frame scheduling.

### 7.3.1. Main Features

- All device classes support (Broadcaster, Central, Observer, Peripheral)
- All packet types (Advertising/Data/Control)
- Encryption (AES/CCM)
- Bit stream processing (CRC, Whitening)
- Frequency Hopping calculation
- Low power modes supporting 32.768kHz




Figure 7.2 BT Baseband



## 7.4. Performance

### 7.4.1. BLE Receiver Performance

[Supply Voltage = 3.3V @ 25°C]

Parameter		Min	Typ	Max	Unit
Sensitivity, uncoded data at 1Ms/s			-98		dBm
Sensitivity, uncoded data at 2Ms/s			-95		dBm
Maximum received signal		-	0		dBm
C/I co-channel Sensitivity, uncoded data at 1Ms/s		-	6		dB
C/I co-channel Sensitivity, uncoded data at 2Ms/s			6		dB
Adjacent channel selectivity C/I Note: F0=2440MHz	F = F0+1MHz, uncoded data at 1Ms/s	-	-5		dB
	F = F0 -1MHz, uncoded data at 1Ms/s	-	-4		dB
	F = F0+2MHz, uncoded data at 1Ms/s	-	-42		dB
	F = F0-2MHz, uncoded data at 1Ms/s (Image)	-	-32		dB
	F = F0+3MHz, uncoded data at 1Ms/s	-	-52		dB
	F = F0-3MHz, uncoded data at 1Ms/s	-	-48		dB
	F = F0+2MHz, uncoded data at 2Ms/s	-	-8		dB
	F = F0 -2MHz, uncoded data at 2Ms/s	-	-9		dB
	F = F0+4MHz, uncoded data at 2Ms/s	-	-40		dB
	F = F0-4MHz, uncoded data at 2Ms/s (Image)	-	-34		dB
	F = F0+6MHz, uncoded data at 2Ms/s	-	-54		dB
	F = F0-6MHz, uncoded data at 2Ms/s	-	-52		dB

Table 7.1 BLE Receiver Performance

## 7.4.2. BLE Transmitter Performance

[Supply Voltage = 3.3V @ 25°C]

Parameter	Min	Typ	Max	Unit
RF power control range	-30	0	8	dBm
ACP		-48		dBm
Note: F0=2440MHz		-50		dBm
$\Delta f_{1avg}$ maximum modulation (uncoded data at 1Ms/s)	225	250	275	KHz
$\Delta f_{1avg}$ maximum modulation (uncoded data at 2Ms/s)				KHz
$\Delta f_{2max}$ maximum modulation (uncoded data at 1Ms/s)	185	200		
$\Delta f_{2max}$ maximum modulation (uncoded data at 2Ms/s)				
$\Delta f_{2avg}/\Delta f_{1avg}$ (uncoded data at 1Ms/s)	0.8	0.84		
$\Delta f_{2avg}/\Delta f_{1avg}$ (uncoded data at 2Ms/s)				
Frequency Accuracy (uncoded data at 1Ms/s)	-150	7	150	KHz
Frequency Accuracy (uncoded data at 2Ms/s)				KHz
Frequency Offset (uncoded data at 1Ms/s)	-150	-7	150	KHz
Frequency Offset (uncoded data at 2Ms/s)				KHz
Frequency Drift (uncoded data at 1Ms/s)	-50	-12	50	KHz
Frequency Drift (uncoded data at 2Ms/s)				KHz
Frequency Drift rate (uncoded data at 1Ms/s)	-20	-10	20	KHz/50us
Frequency Drift rate (uncoded data at 2Ms/s)				KHz/50us
Initial Frequency Drift (uncoded data at 1Ms/s)	-23	-9	23	KHz
Initial Frequency Drift (uncoded data at 2Ms/s)				KHz
2nd harmonic distortion		-45		dBm
3rd harmonic distortion		-50		dBm

Table 7.2 BLE Transmitter Performance

## 8. GPADC

### 8.1. Introduction

The TG7600B is equipped with a high-speed low power 12-bit general purpose Analog-to-Digital Converter (GPADC). It can operate in unipolar (single ended) mode.

### 8.2. Main Feature

- 12-bit dynamic ADC with 3 $\mu$ s conversion time
- Maximum sampling rate 333.3ksample/s
- Single-ended input
- 8x single-ended external input channels
- Battery monitoring function
- Temperature monitoring function
- Offset and gain calibration
- Support voltage input range: 0~VCC

### 8.3. Function Description




Figure 8.1 GPADC Block Diagram

The analog MUX selects the input voltages to detect the temperature, supply voltage, and external voltage.

### 8.4. Electrical Specification

Symbol	Description	Min	Typ	Max	Unit
V <sub>AVDD</sub>	Main analog supply	1.71		3.6	V

$V_{IN}$	Input range	0		$V_{AVDD}$	
$I_{ADC}$	Current consumption		400		$\mu A$
$F_{SAMPLE}$	throughput rate			333.3	ksps
DNL	Differential non-linearity				LSB
INL	Integral non-linearity				LSB
ENOB	Effective number of bits				
	$F_{SAMPLE}=333.3\text{ksps}/256$		11.9		bits
	$F_{SAMPLE}=333.3\text{ksps}/64$		11.3		bits
	$F_{SAMPLE}=333.3\text{ksps}/8$		10.8		bits
	$F_{SAMPLE}=333.3\text{ksps}$		9.6		bits
SNDR	Signal to noise + distortion ratio				
	$F_{SAMPLE}=333.3\text{ksps}/256$		73.4		dB
	$F_{SAMPLE}=333.3\text{ksps}/64$		69.9		dB
	$F_{SAMPLE}=333.3\text{ksps}/8$		66.7		dB
	$F_{SAMPLE}=333.3\text{ksps}$		59.3		dB
$V_{OS}$	Offset error (Calibrated)				
GE	Gain error				%

**Table 8.1 GPADC Specifications**

## 9. Glossary and Abbreviations

Name	Description
ADC	Analog to Digital Converter
AGC	Automatic Gain Control
AON	Always-on
APB	Advanced Peripheral Bus
BB	Base band
BLE	Bluetooth Low Energy
BOD	Brown-out Detector
IFS	Inter Frame Spacing
LDO	Low Dropout
LNA	Low Noise Amplifier
LPD	Low Power Domain
NVM	Non-volatile memory
PLL	Phase Locked Loop
PMU	Power Management Unit
RNG	RING Oscillator
SOC	System-on-chip
TPMS	Tire pressure monitor system
W1C	Write 1 to clear
XO	Crystal Oscillator
Typ	Typical
SNR	Signal to Noise Ratio
PA	Power Amplifier
IRQ	Interrupt Request
LSB	Least Significant Bit
MSB	Most Significant Bit
DFE	Digital Front End

Table 9.1 Glossary and Abbreviations

## 10. Declaration of No Harmful Substances

This part is compliant with 2005/20/EC packaging directive, 1907/ 2006/ EC REACH directive and the 2011/65/EU RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and Electronic Equipment), as amended by Directive 2015/863/EU.

This product also has the following attributes:

- Lead free
- Halogen Free (Chlorine, Bromine)
- SVHC Free



## Version History

Version	Revision	Date
V1.0	Initial version	2024/11/28
V1.1	Update information	2025/8/12
V1.2	Update information	2025/9/12